Part Number Hot Search : 
STC344 CY2305 UF4007 SH7641 N4001 25002 TM32F TL595CDW
Product Description
Full Text Search
 

To Download NL128102AC23-02 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  the information in this document is subject to change without notice. please confirm with the delivery specification before starting to design the system. tft color lcd module NL128102AC23-02 document no. en0491ej1v0ds00 (1st edition) date published december 1999 p printed in japan 39 cm (15.4 inches), 1280 1024 pixels, full-color, wide viewing angle multi-scan function data sheet 1999 description NL128102AC23-02 is a tft (thin film transistor) active matrix color liquid crystal display (lcd) comprising amorphous silicon tft attached to each signal electrode, a driving circuit and a backlight. NL128102AC23-02 has a built-in backlight with an inverter. the 39 cm (15.4 inches) diagonal display area contains 1280 1024 pixels and can display full-color (more than 16 million colors simultaneously). also, it has multi-scan function. features ? wide viewing angle (with retardation film) ? high luminance and low reflection ? multi-scan function: e.g., sxga, xga, svga, vga, vga-text, mac ? incorporated edge type backlight with an inverter (four lamps into two lamp holders) ? lamp holder replaceable applications ? desk-top type of pc ? engineering work station ? display terminals for control system on screen display regarding the use of osd, please note that there is possibility of conflicts with a patent in europe and the u.s. thus, if such conflict might happen when you use osd, we shall not be responsible for any trouble. www..net www..net
data sheet en0491ej1v0ds00 2 NL128102AC23-02 structure and functions a color tft (thin film transistor) lcd module is comprised of a tft liquid crystal panel structure, lsis for driving the tft array, and a backlight assembly. the tft panel structure is created by sandwiching liquid crystal material in the narrow gap between a tft array glass substrate and a color filter glass substrate. after the driver lsis are connected to the panel, the backlight assembly is attached to the backside of the panel. rgb (red, green, blue) data signals from a source system is modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver lsis which in turn addresses the individual tft cells. acting as an electro-optical switch, each tft cell regulates light transmission from the backlight assembly when activated by the data source. by regulating the amount of light passing through the array of red, green, and blue dots, color images are created with clarity. block diagram lcd module i/f r g b hsync 3840 dots lcd panel 1024 lines h: 1280 3 (r, g, b) v: 1024 aif amp timing controller v-driver dc/dc converter on/off inverter h-driver vsync clk clamp cpsel cntdat cntclk cntstb cntsel osdeni osdri osdgi osdbi adjsel cntstb2 powc v dd (+12 v) v dd b (+12 v) brtc brth brtl aca brtp pwsel gndb gnd backlight note neither gnd nor gndb is connected to frame. www..net www..net
data sheet en0491ej1v0ds00 3 NL128102AC23-02 outline of characteristics (at room temperature) display area 305.28 (h) 244.224 (v) mm drive system a-si tft active matrix display colors full-color number of pixels 1280 1024 pixels pixel arrangement rgb vertical stripe pixel pitch 0.2385 (h) 0.2385 (v) mm module size 350.0 (h) 284.8 (v) 21.0 (typ.) (d) mm weight 1560 g (typ.) contrast ratio 200 : 1 (typ.) viewing angle (more than the contrast ratio of 10 : 1) horizontal : 60 (typ., left side, right side) vertical : 50 (typ., up side), 45 (typ., down side) color gamut 59% (typ., at center, to ntsc) response time 7 ms (typ.), white 100% to black 100% luminance 200 cd/m 2 (typ.) signal system analog rgb signals, synchronous signals (hsync and vsync), dot clock (clk) supply voltages 12 v (logic/lcd driving), 12 v (backlight) backlight edge light type: four cold cathode fluorescent lamps with an inverter ? lamp holder: type no. 154lhs02 ? inverter: type no. 154pw021 power consumption 26.4 w (typ.) www..net www..net
data sheet en0491ej1v0ds00 4 NL128102AC23-02 general specifications item specification unit module size 350.0 0.6 (h) 284.8 0.6 (v) 21.5 (max.) (d) mm display area 305.28 (h) 244.224 (v) mm number of dots 1280 3 (h) 1024 (v) dot number of pixels 1280 (h) 1024 (v) pixel dot pitch 0.0795 (h) 0.2385 (v) mm pixel pitch 0.2385 (h) 0.2385 (v) mm pixel arrangement rgb (red, green, blue) vertical stripe C display colors full color color weight 1620 (max.) g absolute maximum ratings parameter symbol rating unit remarks v dd C0.3 to +14 v supply voltage v dd b C0.3 to +14 v t a = 25c logic input voltage v in1 C0.3 to +5.5 v r,g,b input voltage v in2 C6.0 to +6.0 v clk input voltage v in3 C7.0 to +7.0 v t a = 25c v dd = 12 v brtl input voltage v in4 C0.3 to + 1.5 v storage temp. t st C20 to + 60 c C operating temp. t op 0 to +50 c module surface note 1 95% relative humidity t a 40c 85% relative humidity 40 < t a 50c humidity absolute humidity shall not exceed t a = 50c, 85% relative humidity level. t a > 50c no condensation note 1: measured at the lcd panel www..net www..net
data sheet en0491ej1v0ds00 5 NL128102AC23-02 electrical characteristics (1) logic, lcd driving, backlight t a = 25c parameter symbol min. typ. max. unit remarks v dd 11.4 12.0 12.6 v for logic and lcd driving supply voltage v dd b 11.4 12.0 12.6 v for backlight logic input l voltage 1 v il 0C0.8v logic input h voltage 1 v ih 2.0 C 5.25 v hsync/csync, vsync, sel, up, down, exit, volsel, ddcdat, ddcclk, osdsel, wprt, menusel logic input l voltage 2 vil2 0 C 0.8 v logic input h voltage 2 vih2 2.0 C 5.25 v logic except brtp clk input voltage viclk 0.6 C 1.0 vp-p clk dc input voltage vi dcclk C4.5 C +4.5 v for clk logic input l current 1 i il1 C1 C C m a logic input h current 1 i ih1 CC1 m a hsync/csync, vsync logic input l current 2 i il2 CC1 m a logic input h current 2 i ih2 C1 C C m a ddcdat logic input l current 3 i il3 C10 C C m a logic input h current 3 i ih3 C C 1400 m a for cntdat, cntstb, cntclk, clamp, osdeni, osdri, osdgi, osdbi, adjsel, cntstb2 logic input l current 4 i il4 C1.0 C C ma logic input h current 4 i ih4 CC10ma for brtp logic input l current 5 i il5 C1.0 C C ma logic input h current 5 i ih5 CC0.8ma for aca, brtc, pwsel, brtl i dd C 1000 1500 ma for lcd driving v dd = 12.0 v supply current note 1 i dd b C 1400 1600 ma for back light v dd b = 12.0 v (max. luminance) note 1: the display is dot-checkered pattern. (2) clk input equivalent circuit clk 1000 pf 510 w www..net www..net
data sheet en0491ej1v0ds00 6 NL128102AC23-02 (3) video signal (r,g,b) input t a = 25c item min. typ. max. unit remarks maximum amplitude (white - black) 0 (black) 0.7 (white) 0.9 vp-p need to adjust contrast if input more 0.7 vp-p dc input level (black) C3.5 C +3.5 v C www..net www..net
data sheet en0491ej1v0ds00 7 NL128102AC23-02 power supply sequence logic signals note 1 powc v dd voltage time 200 ms 100 ms 0 < 0 < wrong power sequence may damage the module. caution note 1: synchronous signals, control signals, clk (1) logic signals (synchronous signals and control signals) should be 0 voltage (v), when vdd is not input. if input voltage to signal lines is higher than 0.3 v, the internal circuit will be damaged. (2) lcd module will shut down the power supply of driving voltage to lcd panel internally, when one of clk, hsync, and vsync is not input more than 90 ms typically. as the display data are unstable in this period, the display maybe disordered. but the backlight works correctly even this period. so the backlight should be controlled by brtc signal. (3) the backlight on/off (brtc signal) should be controlled while logic signals are supplied. the backlight power supply (vddb) is not related to the power supply sequence. however, unstable data will be displayed when the backlight power is turned on with no logic signals. (4) keep powc signal l more than 200 ms after the power supply (v dd ) is input, if powc signal is conrolled. (5) analog rgb inputs are independent from this power supply sequence. (6) ripple of supply voltage v dd (for logic and lcd driver) v dd b (for backlight) acceptable range 100 mvp-p 200 mvp-p note 1: the acceptable range of ripple voltage includes spike noise. example of the power supply connection a) separate the power supply b) put the filter power v dd power v dd b filter v dd filter v dd b power www..net www..net
data sheet en0491ej1v0ds00 8 NL128102AC23-02 (7) inverter current wave power supply filter to v dd nec inverter 1400 ma (typ.) spike current gnd duty 270 hz (typ., frequency of luminance control) in the maximum luminance, the inverter current is dc. however, in the luminance control by brtp signal, the above duty varies 100% to 20% and the spike current, which causes the noise on the screen, may be observed. in this case, adjust the value of the capacitance in the above filter to eliminate the noise on the screen. www..net www..net
data sheet en0491ej1v0ds00 9 NL128102AC23-02 interface pin connection cn1 part no. : mrf03-6r-smt adaptable socket : mrf03-6p-1.27 (for cable type) or mrf03-6pr-smt (for board to board type) supplier : hirose electric co., ltd. (coaxial type) coaxial cable : ul20537pf75vlas supplier : hitachi co., ltd. note 1: a coaxial cable shield should be connected with gnd. pin no. symbol pin no. symbol 1b 4 vsync 2 g 5 hsync 3r 6 clk 12 56 figure from socket view cn2 part no. : il-z-15pl-smty adaptable socket : il-z-15s-s125c3 supplier : japan aviation electronics i ndustry limited (jae) pin no. symbol pin no. symbol 1v dd 9gnd 2v dd 10 cntclk 3 gnd 11 cpsel 4 gnd 12 clamp 5powc 13 gnd 6 cntsel 14 n.c. 7 cntdat 15 gnd 8 cntstb 15 14 1 2 figure from socket view note 1: n.c. (no connection) must be open. www..net www..net
data sheet en0491ej1v0ds00 10 NL128102AC23-02 cn3 part no. : df14a-20p-1.25h adaptable socket : df14-20s-1.25c supplier : hirose electric co., ltd. (coaxial type) pin no. symbol pin no. symbol 1 gnd 11 adjsel 2 osdeni 12 n.c. 3 gnd 13 cntstb2 4osdbi14 gnd 5 gnd 15 n.c. 6 osdgi 16 gnd 7 gnd 17 n.c. 8 osdri 18 n.c. 9 gnd 19 n.c. 10 n.c. 20 n.c. 12 20 19 figure from socket view cn201 part no. : il-z-11pl-smty adaptable socket : il-z-11s-s125c3 supplier : japan aviation electronics i ndustry limited (jae) pin no. symbol pin no. symbol 1v dd b7aca 2v dd b8brtc 3v dd b9brth 4 gndb 10 brtl 5 gndb 11 n.c. 6 gndb 11 10 2 1 figure from socket view note 1: n.c. (no connection) must be open. cn202 part no. : il-z-9pl1-smty adaptable socket : il-z-9s-s125c3 supplier : japan aviation electronics i ndustry limited (jae) pin no. symbol pin no. symbol 1 gndb 6 brtl 2 gndb 7 brtp 3 aca 8 gndb 4brtc9pwsel 5brth 98 21 figure from socket view www..net www..net
data sheet en0491ej1v0ds00 11 NL128102AC23-02 rear view 1 9 1 11 cn202 cn201 1 6 cn1 15 1 cn2 1 20 cn3 www..net www..net
data sheet en0491ej1v0ds00 12 NL128102AC23-02 pin functions symbol i/o logic description clk input negative dot clock input. (ecl level) timing signal for display data. hsync input negative horizontal synchronous signal input (ttl level) vsync input negative vertical synchronous signal input (ttl level) r input - red video signal input (0.7 vp-p, 75 w ) g input - green video signal input (0.7 vp-p, 75 w ) b input - blue video signal input (0.7 vp-p, 75 w ) powc input positive power control signal (ttl level) h or open : logic and lcd powers are on. l : logic and lcd powers are off. (note 1) cntsel input - display control signal in case of serial communications. (ttl level) h or open: default l : external control serial communications are set up by external control. cntdat input positive display control data (ttl level) detail of cntdat is mentioned in functions . cntclk input positive clk for display control data (ttl level) detail of cntclk is mentioned in functions . cntstb input positive latch pulse for display control data (ttl level) detail of cntstb is mentioned in functions . cpsel input - clamp function select signal (ttl level) h or open: default l : clamp signals is possible. (external control) clamp input negative clamp timing signal of black level (ttl level) this mode works in cpsel = l. aca input positive luminance control signal (ttl level) h or open: normal luminance l : low luminance (1/2 of normal luminance) brtc input positive backlight on/off control signal (ttl level) h or open: backlight on l : backlight off brth input - brtl input - backlight luminance control-1 variable resistor control (note 2) or voltage control (note 3) these controls work in brtp = open. brtp input - backlight luminance control-2 (ttl level) brtp signal control (note 4) pwsel input - luminance control select signal (ttl level) h or open: variable resistor control or voltage control l : brtp signal control adjsel input positive contrast, brightness control signal (ttl level) h or open: default l : external control serial communications are set up by external control. cntstb2 input positive latch pulse2 for display control data detail of cntdat is mentioned in osd functions . osdri input - osd red input (ttl level) detail of cntdat is mentioned in osd functions . osdgi input - osd green input (ttl level) detail of cntdat is mentioned in osd functions . www..net www..net
data sheet en0491ej1v0ds00 13 NL128102AC23-02 symbol i/o logic description osdbi input - osd blue input (ttl level) detail of cntdat is mentioned in osd functions . osdeni input positive osd enable signal (ttl level) detail of cntdat is mentioned in osd functions . v dd -- v dd (+12 v 5%) power supply for logic and lcd driving v dd b -- v dd b (+12 v 5%) power supply for backlight gnd -- signal ground for logic/lcd driving (v cc , v dd ) (connect to a system ground.) gndb -- ground for backlight (vddb) gndb is not connected the module gnd (fg). note 1: when powc is l, serial communication data is clear, please set again. when powc is l, logic input signal has to be all 0 v. if more than 0.3 v is inputted, inside circuit of the lcd module may be broken. note 2: the way of luminance control by a variable resistor this way works in pwsel = h or open and in brtp = open. the variable resistor for luminance control should be 10 k w type, and zero point of the resistor correspond to the minimum of luminance. brth brtl r mating variable resistor: 10 k w 5%, b curve maximum luminance (100%): r = 10 k w minimum luminance (30%; aca = h, 60%; aca = l): r = 0 w note 3: the way of luminance control by voltage this way works in pwsel = h or open and in brtp = open. if luminance is controlled by brth/brtl input voltage, at first brth is 0 v, and brtl input voltage controls luminance. when brtl input voltage is 1 v, the luminance become maximum, and when brtl input voltage is 0 v, the luminance become minimum. maximum luminance (100%): brtl = 1 v minimum luminance (30%; aca = h, 60%; aca = l): brtl = 0 v note 4: the way of luminance control by brtp signal refer to outside control for luminance . www..net www..net
data sheet en0491ej1v0ds00 14 NL128102AC23-02 functions this lcd module has following functions by serial data input (table 1): (1) expansion mode: see table 2 and expansion functions (2) control display position (vertical): see table 3. (3) control display position (horizontal): see table 6. (4) control clk delay: see table 4. (5) change clk fall/rise synchronous: see table 5. (6) contrast control: (7) sub-contrast control: (8) sub-brightness control: set up the following items to work the above functions (a) clk counts of horizontal period: see table 7. (b) clk frequency range: see table 8. how to use the above functions if cntsel is l, the above functions ((1) C (5)) are valid. (cntsel is h or open, default values are valid.) after serial data are transferred, the data is latched by cntstb. once, the data is latched, the above functions ((1) C (5)) are effective. if adjsel is l, the above functions ((6) C (8)) are valid. (adjsel is h or open, default values are valid.) after serial data are transferred, the data is latched by cntstb2. once, the data is latched, the above functions ((6) C (8)) are effective. please keep cntstb/2 to be l during transferring data. input data can be changed during power on, but lcd display may be disturbed. when the serial data are changed, we recommend that the backlight power is off using brtc function. see table 9, 10 and color control functions and graph image www..net www..net
data sheet en0491ej1v0ds00 15 NL128102AC23-02 table 1. cntdat (serial data) composition data data name function d0 vex3 expansion mode d1 vex2 expansion mode d2 vex1 expansion mode d3 vex0 expansion mode see table 2 d4 vd10 vertical display position (msb) d5 vd9 vertical display position d6 vd8 vertical display position d7 vd7 vertical display position d8 vd6 vertical display position d9 vd5 vertical display position d10 vd4 vertical display position d11 vd3 vertical display position d12 vd2 vertical display position d13 vd1 vertical display position d14 vd0 vertical display position (lsb) see table 3 d15 delay6 clk delay (msb) d16 dalay5 clk delay d17 dalay4 clk delay d18 dalay3 clk delay d19 dalay2 clk delay d20 dalay1 clk delay d21 dalay0 clk delay (lsb) see table 4 d22 cks clk signal see table 5 d23 hd8 horizontal display position (msb) d24 hd7 horizontal display position d25 hd6 horizontal display position d26 hd5 horizontal display position d27 hd4 horizontal display position d28 hd3 horizontal display position d29 hd2 horizontal display position d30 hd1 horizontal display position d31 hd0 horizontal display position (lsb) see table 6 d32 hse10 clk counts of horizontal period (msb) d33 hse9 clk counts of horizontal period d34 hse8 clk counts of horizontal period d35 hse7 clk counts of horizontal period d36 hse6 clk counts of horizontal period d37 hse5 clk counts of horizontal period d38 hse4 clk counts of horizontal period d39 hse3 clk counts of horizontal period see table 7 www..net www..net
data sheet en0491ej1v0ds00 16 NL128102AC23-02 data data name function d40 hse2 clk counts of horizontal period d41 hse1 clk counts of horizontal period d42 hse0 clk counts of horizontal period (lsb) see table 7 d43 mod1 clk frequency select d44 mod0 clk frequency select see table 8 ad0 dad0 color adjust data (lsb) ad1 dad1 color adjust data ad2 dad2 color adjust data ad3 dad3 color adjust data ad4 dad4 color adjust data ad5 dad5 color adjust data ad6 dad6 color adjust data ad7 dad7 color adjust data (msb) see table 9 ad8 daa3 color adjust select data (msb) ad9 daa2 color adjust select data ad10 daa1 color adjust select data ad11 daa0 color adjust select data (lsb) see table 10 table 2. expansion mode (vex3 to vex0 : 4 bit) vex3 vex2 vex1 vex0 vertical magnification display mode display image 0 0 0 0 1 sxga standard note 1 0 0 0 1 1.25 xga 0 0 1 0 1.6 svga, mac 0011 2.0 vga 0100 2.5 vga-text 0101 - prohibit 0110 - prohibit 0111 - prohibit 1000 1.1 sun see display images . 1001 - prohibit 1010 - prohibit 1011 - prohibit 1100 - prohibit 1101 - prohibit 1110 - prohibit 1111 - prohibit note 1 : display mode is sxga, when cntsel is h or open. www..net www..net
data sheet en0491ej1v0ds00 17 NL128102AC23-02 table 3. vertical display position (vd10 to vd0 : 11 bit) vd10 vd9 vd8 vd7 vd6 vd5 vd4 vd3 vd2 vd1 vd0 vertical position [h] note 1 00000000000 prohibit 00000000001 prohibit 00000000010 prohibit 00000000011 prohibit 00000000100 4 00000000101 5 ??????????? ? ??????????? ? ??????????? ? 11111111101 2045 11111111110 2046 11111111111 2047 note 2 note 1: the number of horizontal line between vsync-fall and rgb data valid. note 2: the maximum number is based on horizontal line count of the display mode. note 3: vertical position is fixed at 41 h, when cntcel is h or open. www..net www..net
data sheet en0491ej1v0ds00 18 NL128102AC23-02 table 4. clk delay (delay6 to delay0 : 7 bit) delay [6..0] delay unit delay [6..0] delay unit delay [6..0] delay unit 00h 0 ns 28h 12.53 ns 50h 25.16 ns 01h 0.36 ns 29h 12.84 ns 51h 25.47 ns 02h 0.67 ns 2ah 13.15 ns 52h 25.78 ns 03h 0.98 ns 2bh 13.46 ns 53h 26.09 ns 04h 1.32 ns 2ch 13.8 ns 54h 26.43 ns 05h 1.63 ns 2dh 14.11 ns 55h 26.74 ns 06h 1.95 ns 2eh 14.43 ns 56h 27.06 ns 07h 2.27 ns 2fh 14.74 ns 57h 27.37 ns 08h 2.52 ns 30h 15.04 ns 58h 27.63 ns 09h 2.83 ns 31h 15.35 ns 59h 27.94 ns 0ah 3.14 ns 32h 15.66 ns 5ah 28.25 ns 0bh 3.45 ns 33h 15.96 ns 5bh 28.56 ns 0ch 3.79 ns 34h 16.31 ns 5ch 28.9 ns 0dh 4.1 ns 35h 16.61 ns 5dh 29.22 ns 0eh 4.42 ns 36h 16.93 ns 5eh 29.55 ns 0fh 4.73 ns 37h 17.25 ns 5fh 29.87 ns 10h 5 ns 38h 17.52 ns 60h 30.18 ns 11h 5.31 ns 39h 17.83 ns 61h 30.49 ns 12h 5.62 ns 3ah 18.14 ns 62h 30.8 ns 13h 5.93 ns 3bh 18.45 ns 63h 31.11 ns 14h 6.27 ns 3ch 18.79 ns 64h 31.45 ns 15h 6.58 ns 3dh 19.1 ns 65h 31.76 ns 16h 6.9 ns 3eh 19.42 ns 66h 32.08 ns 17h 7.22 ns 3fh 19.74 ns 67h 32.39 ns 18h 7.5 ns 40h 19.97 ns 68h 32.69 ns 19h 7.81 ns 41h 20.29 ns 69h 32.99 ns 1ah 8.12 ns 42h 20.63 ns 6ah 33.3 ns 1bh 8.43 ns 43h 20.94 ns 6bh 33.61 ns 1ch 8.77 ns 44h 21.28 ns 6ch 33.95 ns 1dh 9.08 ns 45h 21.58 ns 6dh 34.26 ns 1eh 9.41 ns 46h 21.91 ns 6eh 34.58 ns 1fh 9.72 ns 47h 22.24 ns 6fh 34.91 ns 20h 10.03 ns 48h 22.58 ns 70h 35.17 ns 21h 10.35 ns 49h 22.91 ns 71h 35.48 ns 22h 10.67 ns 4ah 23.25 ns 72h 35.79 ns 23h 10.99 ns 4bh 23.55 ns 73h 37.06 ns 24h 11.32 ns 4ch 23.9 ns 74h 36.44 ns 25h 11.63 ns 4dh 24.2 ns 75h 36.74 ns 26h 11.95 ns 4eh 24.52 ns 76h 37.06 ns 27h 12.28 ns 4fh 24.87 ns 77h 37.38 ns www..net www..net
data sheet en0491ej1v0ds00 19 NL128102AC23-02 delay [6..0] delay unit 78h 37.67 ns 79h 37.98 ns 7ah 38.29 ns 7bh 38.6 ns 7ch 38.94 ns 7dh 39.25 ns 7eh 39.57 ns 7fh 39.86 ns note 1: delay [6..0] is fixed at 00h, when cntsel is h or open. note 2: this delay value is typical value at ta = 25 c. and the value varies by the ambient temperature and the module itself. please set up a preferable display position. see the following references. <1> variation of clk delay by temperature drift. (only reference) the temperature constant of clk delay is 0.2%/ c. calculated example: in case of delay time is 20ns at ta = 25 c; (a) in case ta rising to 50 c. increase of delay time ? (50 c - 25 c) 0.002 20 ns = +1 ns so, the total delay time is 21 ns at ta = 50 c. (b) in case ta falling to 0 c. decrease of delay time ? (0 c - 25 c) 0.002 20 ns = - 1 ns so, the total delay time is 19 ns at ta = 0 c <2> variation of clk delay time against each lcd module. (only reference) - 10.5% to +14.4% table 5. clk reverse signal cks function 0 data is sampled on rising edge of clk. 1 data is sampled on falling edge of clk. note 1: cks is 0, when cntsel is h or open. www..net www..net
data sheet en0491ej1v0ds00 20 NL128102AC23-02 table 6. horizontal display position (hd8 to hd0 : 9 bit) hd8 hd7 hd6 hd5 hd4 hd3 hd2 hd1 hd0 horizontal position [clk] note 1 000000000 prohibit 000000001 prohibit ????????? ? ????????? ? 001111111 prohibit 010000000 64 010000001 65 ????????? ? ????????? ? 111111101 509 111111110 510 111111111 511 note 1: the number of clk between hsync-fall and rgb data valid. note 2: horizontal position is set at 360 clk, when cntsel is h or open. table 7. clk counts of horizontal period (hse10 to hse0 : 11bit) hse10 hse9 hse8 hse7 hse6 hse5 hse4 hse3 hse2 hse1 hse0 clk count note 1 00000000000 0 00000000001 1 ??????????? ? ??????????? ? ??????????? ? 11111111101 2045 11111111110 2046 11111111111 2047 note 1: the number of clk between hsync signals. note 2: clk number is set 1688 clk, when cntsel is h or open. note 3: if setting value is different from actual input signal, it causes to malfunction. table 8. clk frequency select (mod1 to mod0 : 2 bit) mod1 mod0 clk frequency [mhz] 0 0 90 to 135 0 1 65 to 90 1 0 50 to 65 1 1 20 to 50 note 1: set complying with input clk frequency. note 2: clk frequency is set 90 to 135 mhz, when cntsel is h or open. www..net www..net
data sheet en0491ej1v0ds00 21 NL128102AC23-02 table 9. color control data (dad7 to dad0 : 8 bit) dad7 dad6 dad5 dad4 dad3 dad2 dad1 dad0 adjusting value 00000000 0 00000001 1 ???????? ? ???????? ? 01111111 127 10000000 128 10000001 129 ???????? ? ???????? ? 11111101 253 11111110 254 11111111 255 note 1: adjust value for selecting function above table. 10. note 2: different d/a-range depends on function selected. note 3: see more detail color control function and graph image . table 10. color adjust select data (daa3 to daa0 : 4 bit) daa3 daa2 daa1 dad0 function 0 0 0 0 prohibit 0 0 0 1 main contrast 0 0 1 0 prohibit 0 0 1 1 prohibit 0 1 0 0 sub-contrast r 0 1 0 1 sub-contrast g 0 1 1 0 sub-contrast b 0 1 1 1 sub-brightness r 1 0 0 0 sub-brightness g 1 0 0 1 sub-brightness b 1 0 1 0 prohibit 1 0 1 1 prohibit 1 1 0 0 prohibit 1 1 0 1 prohibit 1 1 1 0 prohibit 1 1 1 1 prohibit note 1: see more detail color control function and graph image . www..net www..net
data sheet en0491ej1v0ds00 22 NL128102AC23-02 serial communication timings cntdat cntstb d0 d1 d2 d44 invalid cntclk cntstb2 parameters symbols min. max. unit remark clk pulse-width twck 50 - ns clk frequency fclk - 5mhz cntclk data set-up-time tdst 50 - ns data hold-time tdhl 50 - ns cntdat latch pulse-width twlp 50 - ns latch set-up-time t1st 50 - ns cntstb cntstb2 rise/fall time tr, tf - 50 ns cnt xxx cntdat cntclk vsync hsync 0123 thv tdst tdhl twck 90 % 10 % 50 % tr tf t1st twlp 50 % 50 % cntstb cntstb2 vih vil vih vil vih vil . . . . www..net www..net
data sheet en0491ej1v0ds00 23 NL128102AC23-02 expansion function (1) how to use expansion mode expansion mode is a function to expand screen. for example, vga signal has 640 480 pixels. but, if the display data can expanded to 2.0 times vertically and horizontally,vga screen image can be displayed fully on the screen of sxga resolution. this lcd module has the function that expands vertical direction as shown in the following table. and expanding horizontal direction is possible by setting input clk frequency equivalent to the magnification. it is necessary to make this clk outside of this lcd module. please adopt this mode after evaluating display quality, because the appearance in the expansion mode is happened to be relatively bad in some cases. the followings show the display magnifications for each mode. magnification input display number of pixels vertical horizontal note sxga 1280 1024 1 1 xga 1024 768 1.25 1.25 svga 800 600 1.6 1.6 vga 640 480 2.0 2.0 vga text 720 400 2.5 1.7 mac 832 624 1.6 1.5 sun 1152 900 1.1 1.1 note the horizontal magnification multiples the input clock (clk). input clk = system clk horizontal magnification. example in case of sxga and vga, clk frequency can be decided as follows. sxga: (system clk (108.0 mhz)) 1.0 = 108.0 mhz. vga : (system clk (25.175 mhz)) 2.0 = 50.35 mhz. www..net www..net
data sheet en0491ej1v0ds00 24 NL128102AC23-02 (2) setting serial data for expansion input signal module serial-data setting horizontal vertical hse hd vd count number [clk] dsp [clk] count number [h] dsp [h] calculation formula mode system clk [mhz] hsync [khz] vsync [hz] (a) (b) - (c) (a) ver.magni (b) hor.magni = (c) sxga (1280 1024) 108.0 117.0 125.0 130.076 135.0 135.0 63.981 71.691 75.120 76.968 78.125 79.976 60.02 67.189 71.204 72.000 72.005 75.025 1688 1632 1664 1690 1728 1688 360 336 352 378 384 392 1066 1067 1055 1069 1085 1066 41 41 28 42 58 41 (a) 1(b) 1 xga (1024 768) 65* 75* 78.75* 48.363 56.476 60.023 60.004 70.069 75.029 1344 1328 1312 296 280 272 806 806 800 35 35 31 (a) 1.25 (b) 1.25 mac (832 624) 57.283* 49.725 74.5 1152 288 667 42 (a) 1.5 (b) 1.5 svga (800 600) 36* 40* 50* 49.5* 35.156 37.879 48.077 46.875 56.25 60.317 72.188 75 1024 1056 1040 1056 200 216 184 240 625 628 666 666 24 27 29 24 (a) 1.6 (b) 1.6 vga (640 480) 25.175* 31.5* 31.5* 30.24* 31.469 37.861 37.5 35.0 59.94 72.809 75 66.667 800 832 840 864 144 168 184 160 525 520 500 525 35 31 19 42 (a) 2.0 (b) 2.0 vga text (720 400) 28.322* 31.469 70.087 900 153 449 37 (a) 1.7 (b) 1.7 sun (1152 900) 94.500* 61.845 66.003 1528 336 937 35 (a) 1.1 (a) 1.1 = (c) *: standard timings (please set them up properly for correct expansion). note 1. dsp = display start period. dsp is total of pulse-width and back-porch. 2. hd and vd are approximate value. set hd and vd in case of adjusting display to the screen center. 3 . the pulse-width of hsync, vsync and back-porch are the same as sxga-mode (standard- mode). www..net www..net
data sheet en0491ej1v0ds00 25 NL128102AC23-02 (3) display image 1. xga mode (1024 768) horizontal vertical : 1.25 (1,280 pixels) : 1.25 (960 pixels) sxga (1,280 1,024) black display area 2. svga mode (800 600) horizontal vertical : 1.6 (1,280 pixels) : 1.6 (960 pixels) sxga (1,280 1,024) black display area 3. vga mode (640 480) horizontal vertical : 2.0 (1,280 pixels) : 2.0 (960 pixels) sxga (1,280 1,024) black display area 4. vga text mode (720 400) black display area sxga (1,280 1,024) horizontal vertical : 1.7 (1,224 pixels) : 2.5 (1,000 pixels) 5. 832 624 mac mode (832 624) black display area sxga (1,280 1,024) horizontal vertical : 1.5 (1,248 pixels) : 1.6 (998 pixels) www..net www..net
data sheet en0491ej1v0ds00 26 NL128102AC23-02 6. sun mode (1152 900) black display area horizontal vertical : 1.1 (1,152 pixels) : 1.1 (990 pixels) sxga (1,280 1,024) www..net www..net
data sheet en0491ej1v0ds00 27 NL128102AC23-02 color control function and graph image this lcd module can adjust the following functions by serial data input (table. 1) (1) main contrast : (2) sub-contrast each r, g, b : (3) sub-brightness each r, g, b : (1) main contrast main contrast is adjusted r/g/b contrast at the same time. contrast controls the amplitude of input video signal. default value: 128, valid range: 78 to198 contrast minimum : 198 contrast maximum : 78 adjsel = h or open: maincontrast = 128 (2) sub-contrast r, g, b sub-contrast can adjust each r/g/b, contrast controls the amplitude of input video signal. default value: 128, valid range: 78 to198 contrast minimum : 198 contrast maximum: 78 adjsel = h or open: maincontrast = 128 (3) sub-brightness r, g, b sub-brightness can adjust each r/g/b. brightness adjusts the black level of input video signal. default value: 128, valid range: 55 to163 brightness minimum : 55 brightness maximum : 163 adjsel = h or open: maincontrast = 128 note 1: if use to go over above valid range, lcd module will not be destroyed. however lcd will be inferiority. please keep value of valid range. note 2: although set up the same value for each lcd, color will be caused the different. and also, will be afraid to deviate values from optical characteristics. please adopt this functions evaluating display quality. see table 9, 10 and color contraol function and graph image www..net www..net
data sheet en0491ej1v0ds00 28 NL128102AC23-02 graph image ? main contrast & sub contrast 1 0 black white gray scale relative luminance 1 0 black white gray scale relative luminance 1 0 black white gray scale relative luminance main contrast max min default sub contrast min max default ? sub brightness 1 0 black white gray scale relative luminance 1 0 black white gray scale relative luminance 1 0 black white gray scale relative luminance sub brightness min max default www..net www..net
data sheet en0491ej1v0ds00 29 NL128102AC23-02 osd function osd (on screen display) is the function to display the other digital data on the input analog input data. possible to display 1 bit data for each r/g/b color (8 colors). osd valid for the period of osdeni osdri, osdgi, osdbi: digital data for osd osdeni = h : osd signal is valid osdeni = l : osd signal is not valid osd is the sub-display for function-control and the display quality will be not guaranteed. please adopt the osd image evaluating display quality. osd image osdeni osdrio, gi, bi real display image analog r, g, b www..net www..net
data sheet en0491ej1v0ds00 30 NL128102AC23-02 outside control for luminance outside control is valid, when pwsel = l and input signal for brtp. luminance can be controlled by the duty value of input signal for brtp. duty = 100%: luminance is maximum. duty = 20% : luminance is minimum. timing for brtp vih 50 % vil brtp tpw thpw tlpw parameters symbols min. typ. max. unit remark frequency l/tpw 185 - 340 hz - off section tlpw -- 50 ms when tlpw is more than 50ms, the lamps are turned off. pulse-width thpw/tpw 20 - 100 % at max. luminance (100%) vil 0 - 0.6 v - input voltage vih 4.5 - 5.25 v - regarding setup for frequency, please refer to the below method. setup frequency = vsync frequency (n + 0.25) or (n + 0.75) please adopt the frequency evaluating the display quality, because the display will be disturbed depending on the frequency. www..net www..net
data sheet en0491ej1v0ds00 31 NL128102AC23-02 input signal timings (1) sxga mode (standard) name symbol min. typ. max. unit remark frequency 1/tc 95.0 C 108.0 9.3 135.0 C mhz ns sxga standard rise/fall tcrf C C 10 ns C clk pulse-width tc/tcl 0.4 0.5 0.6 C C period th 12.3 C 15.630 1688 17.0 C m s clk 63.981 khz (typ.) display thd C C 11.852 1280 C C m s clk C front-porch thf C 10 0.444 48 C C m s clk C pulse-width thp C 16 1.037 112 C C m s clk C back-porch thb 1.0 94 2.296 248 C C m s clk note 1 pulse-width +back-porch thbp 1.8 C C m sC thvh4CCclk C v-hsync timing hold/setup time thvs1CCclk C hsync rise/fall thrf C C 10 ns C period tv 13.3 C 16.661 1066 18.5 C ms h 60.020 hz (typ.) display tvd C C 16.005 1024 C C ms h C front-porch tvf C 1 0.016 1 C C ms h C pulse-width tvp C 2 0.047 3 C C ms h C vsync back-porch tvb C 5 0.594 38 C C ms h C note 1: minimum value of back-porch (thb) must be satisfied with both 1.0 m s and 94 clk. note 2: typical value should be set in default of cntsel input. when cntsel is h or open, display control mode is default. www..net www..net
data sheet en0491ej1v0ds00 32 NL128102AC23-02 tv tvd tvp vsync display period tvb tvf th thd thp hsync display period thb thbp thf thvh hsync vsync thvs vih www..net www..net
data sheet en0491ej1v0ds00 33 NL128102AC23-02 timing for generating clamp signal internally hsync display period clamp ta tb mod1 mod2 ta [clk] tb [clk] 00 41 01 27 10 20 11 2 15 note 1: exclude noises on analog r, g, b signal, because analog r, g, b signals are the black level reference during clamp = l. if noises are on the analog signals, luminance level of display is changed and the display becomes bad. timing for inputting clamp signal from outside hsync display period clamp ta tb tc items min. typ. max. unit remarks ta 0.1 -- m s - tb 0.3 -- m s - tc 0.2 -- m s - note 1: exclude noises on analog r, g, b signal, because analog r, g, b signals are the black level reference during clamp = l. if noises are on the analog signals, luminance level of display is changed and the display becomes bad. note 2: attention for using sync on green signal clamp signals must be input during black level period as next page. if clamp signals are input during other period, the display becomes un-uniformity. www..net www..net
data sheet en0491ej1v0ds00 34 NL128102AC23-02 sync on green input signal timings <1> <2> <3> <2> <1> display level sync level hsync <1> <4> display level sync level vsync <1> <2> <2> <1>: display period <2>: black level period <3>: hsync period <4>: vsync period www..net www..net
data sheet en0491ej1v0ds00 35 NL128102AC23-02 input signal and display position (1) sxga standard timing pixels d (0, 0) d (0, 1) d (0, 2) ? ? ? ? ? ? d (0, 1279) d (1, 0) d (1, 1) d (1, 2) ? ? ? ? ? ? d (1, 1279) d (2, 0) d (2, 1) d (2, 2) ? ? ? ? ? ? d (2, 1279) ??? ? ? ??? ? ? ??? ? ? ??? ? ? d (1023, 0) d (1023, 1) d (1023, 2) ? ? ? ? ? ? d (1023, 1279) tvb tvp vsync 1 line r g b hsync sxga mode (vd = 41) invalid valid d (0, x), d (1, x), d (2, x) ? 012345 414243 thb thp tda hsync 1clk r g b clk invalid valid 12345 361362363 sxga mode (hd = 361) ? 0 d (x, 0), d (x, 1), d (x, 2) note 1: the tda should be more than 4 ns. www..net www..net
data sheet en0491ej1v0ds00 36 NL128102AC23-02 optical characteristics (t a = 25c, v dd = 12 v, v dd b = 12 v) item symbol condition min. typ. max. unit remark contrast ratio cr g = 2.2 viewing angle q r = 0 , q l = 0 , q d = 0 white/black, at center 100 200 C C note 1 luminance lvmax white, at center 150 200 C cd/m 2 note 2 luminance uniformity C white C 1.20 1.30 C note 3 reference data (t a = 25c, v dd = 12 v, v dd b = 12 v) item symbol condition min. typ. max. unit remark best contrast ratio cr q r = 0, q l = 0, q u = 0, q d = 10 C 250 C C C q r 50 60 C deg. q l cr > 10, q u = 0 , q d = 0 50 60 C deg. q u 35 50 C deg. viewing angle range q d cr > 10, q r = 0 , q l = 0 30 45 C deg. note 4 color gamut c q r = 0, q l = 0, q u = 0, q d = 0, at center, to ntsc 50 59 C % C response time ton white 100% to black 10% C 7 12 ms note 5 aca = h C 30 to 100 C luminance control range - maximum luminance: 100 % aca = l C 60 to 100 C %C notes 1. the contrast ratio is calculated by using the following formula. luminance with all pixels in white contrast ratio (cr) = luminance with all pixels in black the luminance is measured in darkroom. 2. the luminance is measured after 20 minutes from the module works, with all pixels in white. typical value is measured after luminance saturation. display mode: vesa sxga - 75 hz 1 photodetector (topcon bm-5a) 50 cm lcd www..net www..net
data sheet en0491ej1v0ds00 37 NL128102AC23-02 3. the luminance is measured at near the five points shown below. 213 column row 640 171 512 853 1067 2 5 3 1 4 luminance uniformity is calculated using the following formula. maximum luminance luminance uniformity = minimum luminance 4. definitions of viewing angle are as follows. ? +x y pependicular +y 12 o?lock r+ l q q q q u+ d 5. definition of response time is as follows. photo-detector output signal is measured when the luminance changes white to black. response times are ton and toff of the photo-detector output amplitude. ton is the time between 100 % and 10 %. toff is the time between 0 % and 90 %. 100 % luminance 10 % 0 % ton toff 90 % display color white black time www..net www..net
data sheet en0491ej1v0ds00 38 NL128102AC23-02 reliability test test item test condition high temperature/humidity operation note 1 50 2c, 85% relative humidity 240 hours display data is black. heat cycle (operation) note 1 <1> 0c 3c 1 hour 55c 3c 1 hour <2> 50 cycles, 4 hours/cycle <3> display data is black. thermal shock (non-operation) note 1 <1> C20c 3c 30 minutes 60c 3c 30 minutes <2> 100 cycles <3> temperature transition time within 5 minutes vibration (non-operation) notes 1, 2 <1> 5 - 100 hz, 2g 1 minute/cycle x, y, z direction <2> 50 times each direction mechanical shock (non-operation) notes 1, 2 <1> 30 g, 11 ms x, y, z direction <2> 3 times each direction esd (operation) notes 1, 3 150 pf, 150 w , 10 kv 9 places on a panel 10 times each place at one-second intervals dust (operation) note 1 15 kinds of dust (jis z 8901) hourly 15 seconds stir, 8 times repeat notes 1. display function is checked by the same condition as lcd module out-going inspection. 2. physical damage. 3. discharge points z are shown in the figure. www..net www..net
data sheet en0491ej1v0ds00 39 NL128102AC23-02 general cautions next figures and sentence are very important. please understand these contents as follows. caution this figure is a mark that you will get hurt and/or the module will have damages when you make a mistake to operate. this figure is a mark that you will get an electric shock when you make a mistake to operate. this figure is a mark that you will get hurt when you make a mistake to operate caution do not touch an inverter, on which is stuck a caution label, while the lcd module is under the operation, because of dangerous high voltage. (1) caution when taking out the module a) pick the pouch only, in taking out module from a carrier box. (2) cautions for handling the module a) as the electrostatic discharges may break the lcd module, handle the lcd module with care against electrostatic discharges. b) as the lcd panel and backlight element are made from fragile glass material, impulse and pressure to the lcd module should be avoided. c) as the surface of polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning. d) do not pull the interface connectors in or out while the lcd module is operating. e) put the module display side down on that horizontal plane. f) handle connectors and cables with care. g) when the module is operating, do not lose clk, hsync or vsync signal. if any one of these signals is lost, the lcd panel would be damaged. h) do not put front side (display surface side) of the module on a desk or a table for a long time, because the display may become un-uniformity. i) the torque to mounting screw should never exceed 0.392 nm (4 kgfcm). (3) cautions for the atmosphere a) dew drop atmosphere must be avoided. b) do not store and/or operate the lcd module in a high temperature and/or high humidity atmosphere. storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended. c) this module uses cold cathod fluorescent lamps. therefore, the life time of lamps becomes short conspicuously at low temperature. d) do not operate the lcd module in a high magnetic field. www..net www..net
data sheet en0491ej1v0ds00 40 NL128102AC23-02 (4) caution for the module characteristics a) do not apply fixed pattern data signal for a long time to the lcd module at product aging. applying fixed pattern for a long time may cause image sticking. b) this module has the retardation film, which may cause the variation of the color hue in the different viewing angles. the ununiformity may appear on the screen under the high temperature operation. c) the noise from the inverter circuit may be observed in the luminance control mode. this is neither defects nor malfunctions. (5) other cautions a) do not disassemble and/or reassemble lcd module. b) do not readjust variable resistors or switches, etc. c) when returning the module for repair or etc, please pack the module not to be broken. we recommend the original shipping packages. d) in case that the scan converter is used to convert vga signal to ntsc, it is recommended using the frame- memory type, not the line-memory. liquid crystal display has the following specific characteristics. there are not defects or malfunctions. ? the display condition of lcd module may be affected by the ambient temperature. ? the lcd module uses cold cathode tube for backlighting. optical characteristics, like luminance or uniformity, will change during time. ? uneven brightness and/or small spots may be noticed depending on different display patterns. www..net www..net
data sheet en0491ej1v0ds00 41 NL128102AC23-02 outline drawing: front view (unit: mm) 10 0.3 247.5 0.3 310 0.3 337.5 0.3 350 0.6 13.75 0.1 6 0.3 284.8 0.6 active area center 4? 3.5 0.1 f 10 0.3 6 0.3 18.4 0.3 6 0.3 168.75 0.7 6.2 0.3 6 0.3 5 0.3 227.7 0.3 6.3 0.3 8.5 0.2 19.1 0.3 31.5 0.3 248.9 0.3 105.35 0.7 6 0.3 active area 305.28 244.224 5 0.3 remark the torque to mounting screw should never exceed 0.392 nm (4 kgf cm). www..net www..net
data sheet en0491ej1v0ds00 42 NL128102AC23-02 outline drawing: rear view (unit: mm) cn102 cn103 cn104 cn101 cn7 cn8 cn2 cn3 cn9 cn1 8.4 113.7 1 21.8 24.6 24.6 10.8 8.4 11.9 4?.4 0.3 4?.7 0.3 31 1 69 1 182 1 214 1 61.8 1 134.9 1 crt i/f flexible printed circuit printed circuit board 19.2 (max) 1.2 21.5 (max) note: the tolerance of the dimensions that are not shown is 0.5 mm. 240.2 130 5 inverter 5 material information light gide:>pmma< the tft color lcd contains cold cathode fluorescent lamps. please follow local ordinances or regulations for its disposal. name 154blm-1 b/l lot no. label remark the torque to mounting screw should never exceed 0.392 nm (4 kgf cm). www..net www..net
data sheet en0491ej1v0ds00 43 NL128102AC23-02 [memo] www..net www..net
NL128102AC23-02 data sheet no part of this document may be copied or reproduced in any form or by any means without the prior written consent of nec corporation. nec corporation assumes no responsibility for any errors which may appear in this document. nec corporation does not assume any liability for infringement of patents. copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. no license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of nec corporation or others. while nec corporation has been making continuous effort to enhance the reliability of its electronic components, the possibility of defects cannot be eliminated entirely. to minimize risks of damage or injury to persons or property arising from a defect in an nec electronic components, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. nec devices are classified into the following three quality grades: standard, special, and specific. the specific quality grade applies only to devices developed based on a customer designated quality assurance program for a specific application. the recommended applications of a device depend on its quality grade, as indicated below. customers must check the quality grade of each device before using it in a particular application. standard: computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots special: transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) specific: aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. the quality grade of nec devices is standard unless otherwise specified in necs data sheets or data books. if customers intend to use nec devices for applications other than those specified for standard quality grade, they should contact an nec sales representative in advance. anti-radioactive design is not implemented in this product. www..net www..net


▲Up To Search▲   

 
Price & Availability of NL128102AC23-02

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X